

MICROCOPY RESOLUTION TEST CHART

NATIONAL RURERA OF TANKARE THE FACE



AD-A169 911

**TECHNICAL REPORT RE-85-10** 

AN AUTONOMOUS REAL-TIME DATA LOGGING RAIN GAUGE System

Dr. Richard A. Lane
Advanced Sensors Directorate
Research, Development, and Engineering Center

**JULY 1985** 



U.S. ARMY MISSILE COMMAND

Redetone Areenal, Alabama 35898-5000

Approved for public release; distribution unlimited.

TIC FILE COPY

SELECTE DELECTE DELECT

86 7 15

053

#### **DISPOSITION INSTRUCTIONS**

DESTROY THIS REPORT WHEN IT IS NO LONGER NEEDED. DO NOT RETURN IT TO THE ORIGINATOR.

#### DISCLAIMER

THE FINDINGS IN THIS REPORT ARE NOT TO BE CONSTRUED AS AN OPPICIAL DEPARTMENT OF THE ARMY POSITION UNLESS SO DESIGNATED BY OTHER AUTHORIZED DOCUMENTS.

#### TRADE NAMES

USE OF TRADE NAMES OR MANUFACTURERS IN THIS REPORT DOES NOT CONSTITUTE AN OFFICIAL INDORSEMENT OR AFPROVAL OF THE USE OF SUCH COMMERCIAL HARDWARE OR SOFTWARE. SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION	READ INSTRUCTIONS BEFORE COMPLETING FORM	
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
RE-85-10	AD-A169911	
4. TITLE (and Subtitle)	¥ LLC Later	5. TYPE OF REPORT & PERIOD COVERED
An Autonomous Real-Time Data Logg	ing	1
Rain Gauge System	!	Technical Report
	!	6. PERFORMING ORG. REPORT NUMBER
7. AUTHOR(s)		8. CONTRACT OR GRANT NUMBER(*)
		8. CONTRACT ON GRANT NUMBERITY
Richard A. Lane	!	
9. PERFORMING ORGANIZATION NAME AND ADDRESS		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
Commander, US Army Missile Comman	d	AREA & WORK UNIT NUMBERS
ATTN: AMSMI-RD-AS-RF		ĺ
Redstone Arsenal, AL 35898-5253	J	
11. CONTROLLING OFFICE NAME AND ADDRESS		12. REPORT DATE
_		July 1985
Same as Item 9 above.	· ·	13. NUMBER OF PAGES
14. MONITORING AGENCY NAME & ADDRESS/II differen	the Controlling Office)	15. SECURITY CLASS. (of this report)
19. MONITORING AGENCY NAME & ADDRESS, GILLERS	t from Controlling Office,	
·		UNCLASSIFIED
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report)		<u> </u>
Approved for public release; dist	ribution unlimite	ed.
17. DISTRIBUTION STATEMENT (of the abetract entered	in Block 20, if different fro	om Report)
18. SUPPLEMENTARY NOTES		
TO SULT E SERVICE FROM THE COLUMN		
<u></u>		
19. KEY WORDS (Continue on reverse side if necessary at	nd Identify by block number)	<del>)</del>
Rain Gauge		
Autonomous		
Microprocessor		!
Random Access Memory		!
Rain Testing  20. ABSTRACT (Continue on reverse eigh if recessary on	Identify by block number)	
It is known that rain has a detri		
signal degradation as a function		
This report describes a means of	•	•
tipping bucket rain gauges such t		
time data recording entity. From		
intensity can be derivated.	<b></b> -	-
·		

#### UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Date Entered)


The heart of this system is a real-time clock integrated circuit chip. This device coupled with supporting logic and 4K Random Access Memory (RAM) provide recording and retention capabilities. Each time a rain gauge bucket tips, the time occurrence of this event is recorded and retained in RAM. This sequence continues until testing is terminated at which time data contained in RAM is read out. This mode is designated as Data Retrieval. Data retrieval consists of attaching a Motorola 6800 microprocessor system to the memory board and sequentially reading each memory location. The software is written such that as the data is extracted from memory, it is formatted and sent through an RS-232 port. This port is capable of driving a terminal or printer or any RS-232 compatible device.

UNCLASSIFIED

# TABLE OF CONTENTS

	<u>•</u>	age
LIST	OF ILLUSTRATIONS	iv
ı.	INTRODUCTION	1
ıı.	SYSTEM OPERATION OVERVIEW	1
	A. Initialization B. Operation	2 2
	C. Data Retrieval Mode	2
III.	THEORY OF OPERATION	9
	A. Initialization B. Operation C. Data Retrieval	9 10 14
IV.	CONCLUSION	17
<b>v</b> .	RECOMMENDATION	17
APPENI	DIX A - NATIONAL MM58174 MICROPROCESSOR-COMPATIBLE REAL-TIME CLOCK SPECIFICATIONS	A-1
APPENI	DIX B - MOTOROLA 6800 MICROPROCESSOR PROGRAM LISTING	B-1
APPENI	DIX C - ABBREVIATED MOTOROLA 6800 MICROPROCESSOR PROGRAM LISTING	C-1





# LIST OF ILLUSTRATIONS

Figure No.	<u>Title</u>	Page
1	Initialization, Block Diagram	4
2	Operation, Block Diagram	5
3	Typical Tipping Bucket Rain Gauge	6
4	Data Retrieval, Block Diagram	7
5	Program Flowchart	8
6	Control Board Schematic	11
7	RAM Board Schematic	15

#### I. INTRODUCTION

The PERSHING Project Manager's Office requested that the Advanced Sensors Directorate of the Research, Development, and Engineering (RD&E) Center conduct a series of rain tests on the PERSHING II Missile System. The purpose of these tests was to determine the effects of rain on the PERSHING II terminal guidance system. Specifically, the radar altimeter and the correlator.

To accomplish the goals of the test plan and provide a correct evaluation of the terminal guidance parameters, it was necessary to accurately evaluate the rainfall with respect to time so that definitive rain rates could be established. Then, with this information available, correlation, evaluation, and correct conclusions could be made relative to the PERSHING system performance.

It was necessary to design and implement a measuring system to accurately measure rainfall with respect to time so that the requirements of the test plan could be met. The test plan objective was to develop a system that was reliable, simple and easy to use, low cost, and operational within 3 months.

#### II. SYSTEM OPERATION OVERVIEW

The design and operation of the rain gauge system characterizes itself into three distinct areas. These areas are initialization, operation, and data retrieval. To take advantage of this segmentation and to convey the maximum information, these three areas are addressed individually.

The heart of this rain gauge system is the real-time clock integrated circuit. After a period of evaluation the National MM58174A microprocessor-compatible, real-time clock was selected. Selection was not based primarily on technological superiority but a combination of technological features and delivery, with delivery being the forcing function. The MM58174A is a low threshold metal-gate Composite Metal Oxide Semiconductor (CMOS) device that functions as a real-time clock and calendar in bus-oriented microprocessor systems. Timekeeping is maintained down to 2.2 V to allow power standby battery operations. The time base is generated from an external 32.768 kHz crystal controlled oscillator. Some of the features of this device are independent registers for: tenths of seconds, seconds, day of week, days, tens of days, months, tens of months; relatively fast access of 900 ns; and 2.2 V, 10 µA, battery standby operation in a 16-pin dual in-line package. Specifications are given in Appendix A.

Due to the supply system restraints and since some integrated circuits were on hand, the rain gauge system used various technologies; i.e., CMOS, Transistor-Transistor Logic (TTL), Fairchild Advanced Schottky Technology (FAST), etc. If time had permitted the system would have been implemented using 74HCXXX low-power, high-speed, CMOS devices.

To achieve a basic understanding of the system, a block diagram explanation of the system's three phases of operation will be given, followed by a detailed explanation of the theory of operation for each phase.

#### A. Initialization

The addresses required to activate the various internal registers contained in the MM58174 real-time clock chip are given in Table 1. An initialization block diagram is shown in Figure 1.

Required time information for initialization is entered into the system via two thumb-wheel switches, the REGISTER SELECTOR SWITCH and the DATA INPUT SWITCH. The desired data information is entered via the DATA INPUT SWITCH which is connected to the clock chip data bus. The internal clock register number, or address, into which the data is to be placed is entered into the REGISTER SELECTOR SWITCH in hexidecimal format. The LOAD SWITCH is then depressed which energizes the GATED OSCILLATOR. The output of the GATED OSCILLATOR drives the ADDRESS SELECTOR which constitutes the clock chip's address bus. In the sequence of events, the ADDRESS SELECTOR output is EXCLUSIVELY OR-ED with the contents of the information previously placed into the REGISTER SELECTOR SWITCH. When a coincidence occurs, a pulse is generated, applied to the clock chip, and designated WRITE ENABLE, E. The occurrence of this pulse loads the data that has been placed in the DATA SWITCH into the register addressed by the REGISTER SELECTOR SWITCH which was programmed (see Table 1). This procedure of loading data into selected registers proceeds until all time data is loaded into the appropriate registers of the MM58174A real-time clock chip.

#### B. Operation

When the initialization mode is completed the device is placed in the OPERATE mode. The block diagram of the OPERATE mode is given in Figure 2. In this mode, data logging commences. As the bucket fills with water, it pivots and discharges the bucket's contents. Each bucket fills to a volume that represents 0.01 inch of rainfall. As the bucket discharges, a momentary switch closure is activated. This switch closure activates the GATED OSCILLATOR which in turn drives the ADDRESS SELECTOR. The address selector identifies and activates those registers in the real-time clock from which real time data is to be removed and stored in Random Access Memory (RAM). In this application, registers that contained data relative to hours, minutes, and seconds were selected and stored in memory. The completion of the data storge cycle is signaled by an ADDRESS SELECTOR value of one. When this occurs, a predetermined value is stored into the ADDRESS SELECTOR and the cycle is terminated. The system now awaits the next bucket tip. The value that is stored into the ADDRESS SELECTOR represents the starting point or the first register in the MM58174 whose contents will be addressed and stored into RAM at the next occurrence of a bucket tip. A drawing and parts nomenclature of a rain gauge of the type used in the PERSHING II rain tests is shown in Figure 3.

#### C. Data Retrieval Mode

As the real time test data occurs, it is stored in RAM and can be retrieved when desired to accomplish data evaluation. A block diagram of the data retrieval mode is shown in Figure 4.

To accomplish data retrieval, the flat cable that connects the electronics control board to the memory board is removed and replaced with the flat cable that is connected to the Motorola 6800 microprocessor system. The

TABLE 1. Address Decoding for Internal Registers

			Address B		
Selected Counter	Aυ <sub>3</sub>	AD <sub>2</sub>	AD <sub>1</sub>	AD <sub>O</sub>	MODE
O TEST ONLY	0	0	0	0	WRITE ONLY
1 TENTHS OF SECS	0	0	0	1	READ ONLY
2 UNITS OF SECS	0	0	1	0	READ ONLY
3 TENS OF SEC	0	0	1	1	READ ONLY
4 UNITS OF MINS	0	1	0	0	READ OR WRITE
5 TENS OF MINS	0	1	0	1	READ OR WRITE
6 UNITS OF HOURS	0	1	1	0	READ OR WRITE
7 TENS OF HOURS	0	1	1	1	READ OR WRITE
8 UNITS OF DAYS	1	0	0	0	READ OR WRITE
9 TENS OF DAYS	1	0	0	1	READ OR WRITE
10 DAY OF WEEK	I	0	1	0	READ OR WRITE
11 UNITS OF MONTHS	1	0	1	1	READ OR WRITE
12 TENS OF MONTHS	1	1	0	0	READ OR WRITE
13 YEARS	1	1	0	1	WRITE ONLY
14 STOP/START	1	1	1	0	WRITE ONLY
15 INTERRUPT	1	1	1	1	READ OR WRITE

program given in Appendix B is loaded into the microprocessor memory and the starting address of 0010 initiates the program. A listing of an abbreviated program, which was also used in this effort, is given in Appendix C. A flow diagram of the software program is given in Figure 5.

The microprocessor software initializes the required peripheral interface adaptors, resets the memory address counter and then sequentially reads the information stored in RAM. This information represents the time data previously received from the internal registers of the real-time clock device for each occurrence of a bucket tip. The microprocessor takes this information, formats it, and sends the data out to a terminal, line printer, or any compatible RS-232 device.




Figure 1. Initialization block diagram.






Figure 2. Operation block diagram.






2. Leg

THE DESCRIPTION OF THE PROPERTY OF THE PROPERT

- 3. Support nut
- 4. Base casting
- 5. Water drain
- 6. Calibration assembly
- 7. Bucket counter weight
- 8. Mercury switch stop
- 9. Mercury switch
- 10. Tipping bucket shaft
- 11. Tipping bucket assembly
- 12. Lower funnel with bracket
- 13. Two-wire conductor
- 14. Terminals
- 15. Support brace
- 16. Major bucket support



- 17. Funnel support bolt and nut
- 18. Switch support assembly with shaft
- 19. Tipping assembly (switch
   shaft)
- 20. Bottom bracket for shaft support
- 21. Connectors for side support
- 22. Side support for tipping bucket shaft
- 23. Case screws
- 24. Outer case
- 25. Insect screen, small
- 26. Insect screen, large
- 27. Cover

Figure 3. Typical tipping bucket rain gauge.




Figure 4. Data retrieval block diagram.




Figure 5. Program flowchart.

#### III. THEORY OF OPERATION

#### A. Initialization

Initialization of the system consists of placing current real-time information into the various registers of the MM58174A chip. Table 1 gives the various registers, the register function, and the register address selection bit patterns. For the system implemented for the PERSHING rain tests, all registers were addressed and data placed in them; however, only registers 7 through 1 were of interest for data purposes.

As shown in Figure 6, initialization begins with the TEST/OPERATE switch S-4 being placed in the TEST position and the READ/WRITE switch S-5 placed in the WRITE position. The value "0" (test only reg, Table 1) is placed in thumb wheel switch S-2 which is a BCD switch used for data entry. Outputs from S-2 have pull-up resistors to Vcc and are common with the inputs to U19. U19 is a 74F240 which is an octal inventing bus/line driver chip.

After the desired value is placed in S-2, the WRITE DATA SWITCH S-3 is depressed. The closure of S-3 pulls U2 pin 5 to ground. U2 is a hex debounce chip which gives a clean transition from Vcc to ground on pin 11 of U2. This action causes a logic high to appear on pin 5 of the 74123 chip U7, which is a pair of multivibrators. The 74123 chip is configured as a gated oscillator. A logic low on U7 pin 3 of the 74123 chip turns the oscillator off, while a logic high turns the oscillator on. Oscillator frequency is approximately 200 kHz. The output of the gated oscillator is then routed along two paths. One path goes to U25 pin 1, which is a 74Cl3. U25 is a CMOS Schmitt trigger which is used primarily for waveshaping, but is also used for the inherent propogation delays associated with CMOS. From U25 pin 4, the signal is routed through the TEST/OPERATE switch and through time delays U22 and U23. From here timing signals are generated, i.e., READ and WRITE signals and the WRITE ENABLE are generated and applied to U16 pin 3 and U17 pin 13, respectively. The complement of the signal which is generated at U24 is also applied to the DISPLAY ENABLE U18 pin 5. U18 is a dot matrix display that gives a visual indication of the data that is being placed into the real-time clock-chip internal registers.

Go back to the U7 output pin 13 and pick up where the signal is applied to U8 pin 4 to complete the initialization portion. The output from the gated oscillator drives the address selector, which is a 74193 up-down binary counter with preloads. The address selector is preloaded with the value of hex twelve and is configured to count-down upon receiving input pulses from the gated oscillator U7. The outputs from the address selector go to the real-time clock chip U16 and a quad two-input exclusive OR gate, U9. The application of the address selector outputs to the inputs of U16 addresses the various internal registers where the desired time information represented by hex data switch S-2 is to be placed. The outputs from the address selector Q<sub>0</sub> through Q<sub>3</sub> are applied to one input of the quad exclusive OR gates of U9. The other input to the exclusive OR gates is provided by register selector hex switch S-1. The exclusive OR-ing of these two inputs provides a timing pulse that is routed through U10, U12, S-4, U21, U22, and monostable U24. U24 generates a pulse on outputs Q and  $\overline{Q}$ . These outputs are applied to Ul1, pins 2 and 4. With the READ/WRITE switch S-5 placed in the WRITE position Ul9 is enabled. This allows data placed in S-2 to be passed through U19 and placed on the inputs of U17, which constitutes the system's bidirectional data bus.

Ull pin 5 is held low and thus the gate is disabled and READ to Ul6 is held high. Similarly, with S-5 in the WRITE posision, Ull pin 1 is pulled high and the Q output from U24 enables output pin 3. Pin 3 output is applied to U16 pin 3 and to U17 pin 13 via U26. Ul7 is a bus transceiver. When U17 pin 13 is asserted high, the data that exists on U17 pins 8, 9, 10, and 11 will appear on U17 pins 3, 4, 5, and 6. The coincidence of CHIP SELECT and WRITE pulse loads the data present on pins 4, 5, 6, and 7 of U16 into the register designated by the bit pattern that exists on address pins 9, 10, 11, and 12 of U16.

This sequence of events occurs each time data is placed into the real-time clock chip. Addressing of the clock chip's internal register starts with zero and follows the address programming given in Table 1. The only variables in this sequence is the data that is to be placed into the two switches  $S_1$  and  $S_2$ . This sequence of events comprises the initialization of the real-time clock and results in current time information being placed into the various registers of the MM58174 chip.

#### B. Operation

The initialization phase of system operation is completed with the loading of current time information into all of the real-time clock internal registers. The operate mode is initiated by placing the TEST/OPERATE switch S-4 to the OPERATE position, followed by placing the READ/WRITE switch S-5 to the READ position and pushing the RESET switch S-6. RESET zeros the MEMORY ADDRESS COUNTER and prepares the memory to receive data. It is desirable to manually tip the rain bucket approximately four to six times. This ensures the bucket mechanism is operating properly and preloads the ADDRESS SELECTOR, resets flip-flop (F/F) U-13 and establishes a beginning time reference.

A typical operating cycle works in the following manner. As shown previously in Figure 3, water collects in the calibrated bucket, reference number 11, until it becomes overbalanced at which time it tips. Two variations of tipping buckets were used. One used a mercury switch, reference number 8, for creating the pulse and the other used a magnet in close proximity to a magnetic reed switch. In both implementations, a pulse is generated as a result of a bucket tip which represents a volume of rainfall per unit of area. The rising edge of the output from the rain gauge is applied to monostable U24 (see Figure 6). This triggers the monostable which RESETS R/S F/F Ul3. When F/F Ul3 is RESET, a logic low appears at Ul3 pin 8. This low is applied to Ull pin 8 which causes it to go to a logic high. This high appears at U7 pin 3, the gated oscillator input, which is then turned on. The output from the gated oscillator drives the ADDRESS SELECTOR U8, which generates the addresses for designating the internal time-storage registers of the real-time clock chip. In addition, the output from the ADDRESS SELECTOR U8 is also applied to UlO via inverters in Ul2. The ADDRESS SELECTOR begins at the count of twelve and counts down. When the count of one is reached by the address selector, it is decoded and an output is generated from U10 which is routed through S-4 contacts to monostable U27 pin 1. Once triggered, U27 output is applied to R/S F/F Ul3 and the preload input of the address selector. The output of U24 pin 4 when applied to Ul3 pin 10, sets the F/F which turns off the gated oscillator. Also, the application of U24 pin 4 signal to the ADDRESS SELECTOR U8 pin 11, preloads the ADDRESS SELECTOR with the count of twelve in preparation for the next bucket tip. The output from the gated oscillator follows





Figure 6. Control b



the same chain of gates as when initialization takes place, except instead of a WRITE pulse being generated, a READ pulse is generated. The READ pulse in coincidence with the application of the CHIP SELECT signal places the realtime data that is current in the real-time clock chip internal registers on the data bus which is U16, pins 4, 5, 6, and 7. The bus transceiver chip, U17 is energized and the data passes through it. Integrated circuit U18 is disabled by pin 4 being grounded by the TEST/OPERATE switch as is U19 by the READ/WRITE switch being placed in the READ mode. The data that is now on the bus is sent via flat cable P1, pins 11, 12, 39, and 40 to the RAM board.

Figure 7 gives the schematic for the RAM board. The memory portions consists of Harris 6504 CMOS chips U35 - U64, in a variable width by 4K deep RAM configuration. Also, on the memory board, 74193 U3 - U5 binary counters are configured to implement the memory address counter. Other associated electronics are buffers, drivers, a 74154 demultiplexer used for memory segment selection, debounce chips, etc.

Outputs from the ADDRESS SELECTOR are applied to the flat cable Pl pins 22, 24, 26, and 28. These signals are applied to the 1-of-16 decoder/demultiplexer U28, which decodes these signals and selects the memory string for data storage that will correspond with the real-time clock registers; i.e., month, day, hour, minute, etc.

Several events must occur before data can be stored in the memory device. First, the memory ADDRESS COUNTER selects the memory location based on the bucket tipping, and turns on the gated oscillacor.

The internal registers of the clock vary in bit width depending on their function. For example, the registers used for day, hour, and minutes are all four bits wide as is the tens position and tenths positions of seconds. Similarly, tens position of minutes and units position of seconds are three bits wide while the tens position of hours and days are both two bits wide. Each time the bucket tips the memory ADDRESS COUNTER is incremented by one count. After the ADDRESS COUNTER is asserted, valid data must be present on the data bus after which time the "WRITE" line W must be brought low followed by the ENABLE line E being brought low. When E is brought low, data that is present on the data bus is latched into memory. Now as each internal register of the clock chip is addressed, that address is decoded by the 74154 U28 demultiplexer chip which with other logic generates the E pulse.

The detail signal flow is as follows. As the various internal registers of the real-time clock chip U16 are selected by the ADDRESS SELECTOR U8, these outputs  $Q_0-Q_3$  are also applied to the demultiplexer chip U28, located on the memory board via Pl pins 22, 24, 26, and 28. The action of the bucket tipping has incremented the memory ADDRESS COUNTER by going through Schmitt trigger Ul pin 1 for shaping and then to U2-1 pin 1 which is a hex debounce device. From here the pulse is applied to the address counter U3 pin 5 which selects the next memory location.

Now, data from the real-time clock chip is placed on the data bus which originates at the real-time clock chip U6, pins 4, 5, 6, and 7. This data goes through U17 to the memory board where it is applied to the memory bus connector P1, pins 39, 40, 12, and 11 which are  $D_3$  through  $D_0$ , respectively.

Up to this point the following events have transpired; the bucket has tipped, resulting in a register in the real-time clock chip being selected and the application of the ADDRESS SELECTOR outputs being applied to the demultiplexer chip which results in the selection of 1 of 16 unique outputs from U28. These outputs are applied to one side of OR gates U76 and U77. The other side of the OR gates are tied to the output of U74 pin 16. This device is a driver whose input, pin 17, comes from U26 pin 12 on the electronic control board (ECB). This is the UNABLE signal E which was generated from the signals discussed previously, going through U25, U21, and time delays U22 and U23. From U23 pin 8, this signal is applied to inverter U26 pin 13. The output of U26 pin 12 becomes the ENABLE signal and is applied to the memory board through cable connector P1 pin 25 to a buffer-driver U74 pin 17. The output from this driver, pin 16, is applied to the other inputs of OR gates as previously discussed. The coincidence of two inputs on any of the OR gates will initialize that memory string.

The output from U26 pin 12, the ENABLE signal, is also applied to U27 which is a monostable. The output from U27, pin 12, is applied to the memory board via the flat cable pin 38 to bufter driver U74 pin 18. This signal, from U27 pin 12, becomes the W or WRITE signal and its assertion to the memory devices completes signal requirements to write data into the storage elements. This sequence of events transpires each time a bucket tip occurs.

#### C. Data Retrieval

Data retrieval from the RAM board is accomplished by simply removing the connector from the RAM board and replacing it with a connector from a 6800 microprocessor system.

Appendixes B and C give two versions of software that were used to remove data from RAM. The listing in Appendix C is a reduced version of Appendix B, in that not as many clock registers were queried and no error messages were printed out after automatic detection of nonvalid data.

The microprocessor is interfaced to the RAM board via a Motorola 6821 Peripheral Interface Adapter (PIA). This device provides for parallel data paths and yields the flexibility of designating input and outputs under software control.

The software was written so that when executed, a pulse would be applied to the memory ADDRESS COUNTER followed by the ENABLE pulse E being brought low. The assertation of the E pulse placed data from the designated address on the data bus connector Pl pins 14, 16, 18, and 20, which are Q<sub>0</sub> through Q<sub>3</sub>, respectively. This distants latched into the PIA and read by the microprocessor where it is formarted collocat to a RS-232 port via an asynchronous control interface adapter (ACTA). The ACTA provides the means of taking parallel digital data and formatting it into serial digital data with the RS-232-C standart. The RS-232 port via an equipme what seed the RS-232-C requirements.

In the system under discussion, the data was transferred from the Motorola 6800 microprocessor system to a computer. There the data was reduced, analyzed, and plotted to still rate as a function of time.





Figure 7. PAM board schem



.

#### IV. CONCLUSION

The creation of this system is considered to be an outstanding accomplishment, considering the time frame alloted for completion. It is evidence of what can be accomplished in-house where a spirit of cooperation and urgency prevail. The time restraint placed on this project was 3 months from conception to operational hardware.

Much time was spent modifying and altering the design to compensate for the shortcomings in acquiring needed components. Considering all the problems that were surmounted, the system performed in an outstanding manner and advanced the art of rain testing and rain measurement significantly.

#### V. RECOMMENDATION

Although the rain gauges performed admirably, a redesign of the system would be beneficial. Some of the benefits that could be derived are reduction in physical size and power consumption. This realization could be made by using a low power 74HC family of integrated circuit devices and by implementing memory components that have a higher level of integration.

Better microprocessor utilization could be realized by development of software that would perform real-time rain intensity calculations based on test requirements. This would allow various formats for the data to be accomplished in real-time and provide greater flexibility of the system by merely modifying the software.

# APPENDIX A

# NATIONAL MM58174 MICROPROCESSOR-COMPATIBLE REAL-TIME CLOCK SPECIFICATIONS



# MM58174 Microprocessor-Compatible Real-Time Clock

## **General Description**

The MM58174 is a low threshold metal gate CMOS circuit that functions as a real-time clock and calendar in busoriented microprocessor systems. The device includes an interrupt timer which may be programmed to one of three times. Time-keeping is maintained down to 2.2V to allow low power standby battery operation. The timebase is generated from a 32768 Hz crystal controlled oscillator.


- Independent interrupt system with free drain output
- TTI compatible
- Low power standby operation (2.2V, 10 µA)
- Low cost internally biased oscillator
- Low cost 16-pin dual-in-line package

#### **Features**

- Microprocessor-compatible
- Tenths of seconds, seconds, tens of seconds, minutes, tens of minutes, day of week, days, tens of days, months, tens of months, independent registers
- Automatic leap year calculation
- Internal pull-ups to safeguard data
- Protection for read during data changing
- Fast access time (500 ns)

#### **Applications**

- Point of sale terminals
- Word processors
- Teller terminals
- Event recorders
- Microprocessor controlled instrumentation
- Microprocessor time clock
- TV/VCR reprogramming
- Intelligent telephone



5-353

# **Absolute Maximum Ratings**

Voltage at All Inputs and Outputs Operating Temperature

V<sub>DD</sub> + 0.3 to V<sub>SS</sub> - 0.3 0°C to 70°C

Storage Temperature

-65°C to +150°C

V<sub>DD</sub> - V<sub>SS</sub> Lead Temperature (Soldering, 10 seconds)

6.5V 300°C

# Electrical Characteristics T<sub>A</sub> = 0 °C to +70 °C, V<sub>SS</sub> = 0V


Conditions	Min.	Typ.	Max.	Unite
Stand-by mode (no READ or WRITE Instructions)	22			V
Operational mode V <sub>DD</sub> = 2.5V V <sub>DD</sub> = 5.0V	4.0	4.0 1.0	6.0 10	V Aپر mA
V <sub>DC</sub> = 5.0V				
	2.0		0.8 10	V V pF
V <sub>DD</sub> = 5.0V				}
			20	<b>م</b> یر
		1		
	50 10	100 100		kΩ kΩ
$V_{DD} = 5V$				
I <sub>OH</sub> = 0.1 mA	2.4			V
I <sub>OL</sub> = 1.6 mA		Į Į	0.4	\ v
For I 5 mA			10	1
	İ			۷
	Stand-by mode (no READ or WRITE instructions) Operational mode $V_{DD} = 2.5V$ $V_{DD} = 5.0V$	Stand-by mode (no READ or WRITE instructions) 2.2  Operational mode 4.0  V <sub>DD</sub> = 2.5V  V <sub>DD</sub> = 5.0V  V <sub>DD</sub> = 5.0V  V <sub>IN</sub> = V <sub>DD</sub> 50  10  V <sub>DD</sub> = 5.V  I <sub>DH</sub> = 0.1 mA I <sub>DL</sub> = 1.6 mA  For I <sub>DS</sub> = 5 mA	Stand-by mode (no READ or WRITE instructions) 2 2  Operational mode 4.0  V <sub>DD</sub> = 2.5V  V <sub>DD</sub> = 5.0V  V <sub>DD</sub> = 5.0V  2.0  V <sub>DD</sub> = 5.0V  V <sub>IN</sub> = V <sub>DD</sub> 50 100 10 100  V <sub>DD</sub> = 5.V  I <sub>DH</sub> = 0.1 mA I <sub>DL</sub> = 1.6 mA  For I <sub>DS</sub> = 5 mA	Stand-by mode (no READ or WRITE instructions)  Operational mode

#### **Functional Description**

The MM58174 is a microprocessor bus-oriented real-time clock. The circuit includes addressable real-time counters for tenths of seconds through months and a write only register for leap year calculation. The counters are arranged as bytes of four bits each. When addressed a byte will appear on the data I/O bus so that each word can be accessed independently. If any byte does not contain four bits (e.g. days of the week uses only 3 bits), the unused bits will be unrecognized during a write operation and tied to V<sub>SS</sub> during a read operation.

The addressable reset latch causes the pre-scaler, tenths of seconds, seconds, and tens of seconds to be held in a reset condition. If a register is updated during a read operation the I/O data is prevented from updating and a subsequent read will return the illegal b.c.d. code "1111". The interrupt timer may be programmed for intervals of 0.5 second, 5 seconds, or 60 seconds and may be coded as a single or repeated operation. The open drain interrupt output is pulled to  $V_{\rm SS}$  when the timer times out and reading the interrupt register provides the status and internal selected information.

#### **Connection Diagram**



Order Number MM58174N See Package 19

## **Circuit Description**

The block diagram shown in Figure 1 shows the structure of the CMOS clock chip. A 16-pin DIL package is used.

#### crystal Oscillator

This consists of a CMOS inverter/amplifier with on-chip bias resistor and capacitors. A single 6-36 pF trimmer is all that is required to fine tune the crystal (see Figure 2). The output of the oscillator is blocked by the start/stop FIF.

#### Non-Integer Divider

This counter divides the incoming 32,768 Hz frequency by 15/16 down to 30,720 Hz.

#### Fixed Divider (512)

This is a standard 9 stage binary ripple counter. Output frequency is 60 Hz. This counter is reset to zero by start/stop F/F.

#### Fixed Divider (6)

This is a three stage Johnson counter with a 10Hz output signal. This counter is reset to zero state by the start/stop F/F.

#### Synchronization Stage

Both 10 Hz and 32,768 Hz clocks are fed into this section. It is used to generate a pulse of 15.25 s width on the rising edge of each 10 Hz pulse.

This pulse is used to increment all the seconds, minutes, hours, days, months, and year counter and also to set the data changed F/F.

#### Data Changed F/F

This is set by the rising edge of each 10 Hz pulse to Indicate that the clock value has changed since the last read operation. It is reset by any clock read command. The flip flop sets all data bus bits to a "1" during NRDS time Indicating that a register has been updated.

#### Seconds Counters

There are three counters for the seconds:

- a) tenths of seconds
- b) units of seconds
- c) tens of seconds

The outputs of all three counters can be separately multiplexed on to the command 4-bit output bus. Table 1 shows the address decoding for each counter. All three counters are reset to zero by the start/stop F/F.

#### **Minutes Counters**

There are two Minutes counters:

- a) units of minutes
- b) tens of minutes

Both counters are parallel loaded with data from the 4-bit input bus when addressed by the microprocessor and a Write Data Strobe pulse given. Similarly, the output of both counters can be read separately onto the common 4-bit output bus (Table 1).

#### **Hours Counters**

There are two Hours counters which will count in a 24 hour mode:

- a) units of hours
- b) tens of hours

Both counters have identical parallel load and read multiplex features to the Minutes counters

#### Seven Day Counter

There is a seven state counter which increments every 24 hours, it will have identical parallel load and read multiplex capabilities to the Minutes and Hours counters. The counter counts cyclically from 1-7.

5




Figure 2. Crystal Oscillator

#### Days Counter

There are two Days Counters

- a) units of days
- b) tens of days

The Days counters will count up to 28, 29, 30, or 31 days depending on the state of the Months counters and the Years Status Register. Days counters have parallel load and read multiplex capabilities.

#### **Months Counters**

There are two Months counters:

- a) units of months
- b) tens of months

The Months counters have parallel load and read multiplex capabilities

#### Years Status Register

The Years Status register is a shift register of 4 bits. It will be shifted every year on December 31st. The status register must be set in accordance with Table 3. No readout capability is provided.

#### Chip Select (CS)

An external chip select is provided. The chip enable is active low.

## Counter and Register Selection

Table 1 shows the coding on the address lines  $AD_0 - AD_3$  which select the registers in the circuit to be either parallel loaded or read on to the output bus

#### Interrupt Output

An exclusive address selects the interrupt latches (address 15). These latches enable the interrupt output and dictate the frequency of the interrupt as shown in Table 2. The interrupt output flip flop is reset by reading the interrupt register. Writing DB<sub>1</sub> at chip address 15 (F) selects single or repeated interrupt.

The contents of the interrupt register are read onto the data bus by reading the interrupt status of the circuit. Table 2 gives the interrupt bits corresponding to data bus bits DB<sub>3</sub> indicates that an interrupt has occurred. The trailing edge of the NRDS pulse that reads the interrupt status automatically reset DB<sub>3</sub> to zero. The next

Table 1. Address Decoding for Internal Registers

-			Mode	
0	0	0	0	Write only
0	0	0	1	Read only
0	0	1	0	Read only
0	0	1	1	Read only
0	1	0	0	Read or Write
0	1	0	1	Read or Write
0	1	1	0	Read or Write
0	1	1	1	Read or Write
1	0	0	0	Read or Write
1	0	0	1	Read or Write
1	0	1	0	Read or Write
1	0	1	1	Read or Write
1	1	0	0	Read of Write
1	1	0	1	Write Only
1	1	1	0	Write Only
•	1	1	,	Read or Write
	AD <sub>3</sub> 0 0 0 0 0 0 0 0	AD <sub>3</sub> AD <sub>2</sub> :  0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 1 1 0 1 0	AD3 AD2AD1A  0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 1 0 1 0 1 1 0 1 1 1 0 0 1 0 0 1 0 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 0 0 1 1 0 0 1 1 0 1	0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 0 1 0 1 1 0 1 0 0 0 1 0 0 1 1 0 0 0 1 0 1 0

Table 2a. Interrupt Selection Data

Mode: Address 15, Write Mode							
Function	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>			
No Interrrupt	X	0	0	0			
Int. at 6.0 sec. Intervals*	0/1	1	0	0			
Int. at 5.0 sec. intervals*	0/1	0	1	0			
Int. at 0.5 sec. intervals*	0/1	0	0	1			
* ± 16.6 ms	,						

 $DB_3 = 0$ , single interrupt  $DB_3 = 1$ , repeated interrupt

Table 2b. Interrupt Read Back (Status)

Mode: Address 15, Read Mode							
Interrupt Status	DB <sub>3</sub>	DB <sub>2</sub>	DB,	DB <sub>0</sub>			
Reset	0	0	0	0			
60 sec. signal	0/1	1	0	0			
5.0 sec. signal	0/1	0	1	0			
0.5 sec. signal	0/1	0	0	1			

 $DB_3 = 0$ , no interrupt  $DB_3 = 1$ , interrupt from timer

Table 3 Years Status Register

Mode: Address 13, Write Mode							
	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DBo			
Leap year .	1	0	0	0			
Leap year + 1	0	1	0	0			
Leap year + 1	0	0	1	0			
Leap year + 1	0	0	0	1			

**5**-356

system NRDS pulse after that which has read the interrupt status automatically restarts the interrupt timer if in continuous mode.

When DB<sub>3</sub> is set to zero at chip address 15 (F) the timer is reset at the completion of the selected timing period and must be set by software if a subsequent interrupt is required. Setting DB<sub>3</sub> to 1 allows automatic repeated timer interrupts, starting after the next system NRDS pulse after that which has read the interrupt register.

Interrupt should be initialized by applying the reset condition and reading three times at address 15 (F).

#### Start/Stop

A logic "1" on DB<sub>0</sub> at chip address 14 (E) will start the clock running, a logic "0" will stop the clock. This function allows the loading of time data into the clock and its precise starting.

#### Test Mode

This mode is incorporated to facilitate production testing of the circuit. For normal operation, the circuit must be set to the non-test mode as part of the system initialization. This is accomplished by writing a logic "0" to DB<sub>3</sub> at  $\Delta D_0$ .




Figure 3. Typical Crystal Parameters

Table 4. Timing: Data from Peripheral to Microprocessor

Symbol	Parameter	Min.	Тур.	Max.	Units	Comm
1 <sub>ACS0</sub>	Address. Bus Valid to Chip Select ON (CS = 0)		40		ns	V <sub>DO</sub> = 5V
CSR	Chip Select ON to Read Strobe	70			ns	
IRD	Read Cycle Access Time from Read Strobe to Data Bus Valld		450	500	ns	CL = 100 pF
IRH	Data hold time from trailing edge of Read Stobe	O		250	กร	
tra	Address Bus hold time from trailing edge of Read Strobe	50	500		ns	
1ACS1	Address change to Chip Select OFF		40		ns	ĺ
t <sub>AD</sub>	Address Bus Valid to Data Valid		850	1200	ns	CL = 100 pF
t <sub>HZ</sub>	Time from trailing edge of Read Stobe until interface device bus drivers are in Tri-State mode	0		250	ns	

Table 5. Timing: Data from Microprocessor to Peripheral

Symbol	Parameter	Min.	Тур.	Mex.	Units	Comm.
tacso	Address Bus Valid to Chip Select ON (CS = 0)		40		ns	V <sub>DD</sub> = 5V
tcsw	Chip Select ON to Write Probe	310	450		ns	ļ
law	Address Bus Valid to Write Strobe	350			ns	
tww	Write Strobe Width	₹30			ns	}
tow	Data Bus Valid before Write Stobe	50		: 	ns	
two	Address Bus hold time following Write Strobe	100			ns	
twa	Data Bus hold time following Write Strobe	50			ns	
'ACSI	Address change to Chip Select OFF (CS = 1)	1	40		ns	

5-357




Figure 4. Typical Microprocessor Interface

# **Timing Waveforms**

#### Read Mode

Figure 5 gives detailed timing in accordance with the Microbus Specification for Microprocessors for the transfer of data from peripheral to microprocessor. See Table 4.

All times are measured from (or to) valid logic "0" level = 0.8V or valid logic "1" level = 2.0V.

#### Write Mode

Figure 6 gives detailed timing In accordance with the Microbus Specification for Microprocessors for the transfer of data from Microprocessor to peripheral. See Table 5.




Figure 5. Read Cycle Waveforms

Figure 6. Write Cycle Waveforms

# APPENDIX B

MOTOROLA 6800 MICROPROCESSOR PROGRAM LISTING

# MOTOROLA 6800 MICROPROCESSOR PROGRAM LISTING INITIALIZE PIA & ACIA

0000 - 000F	Scratch Pad			
0010	86	LDA A	#\$00 \$0005	
0012	B7	STA A	\$8005 \$8007	
0015	B7 86	STA A LDA A	#\$F0	CONFIGURE PA4 -PA7 AS OUTPUTS
0018	00	בטת ת	πΦιΟ	PAO -PA3 AS INPUTS
001A	В7	STA A	\$8004	DO AC INDUTE
0010	86	LDA A	#\$CO	CONFIGURE PBO -PB5 AS INPUTS PB6 -PI7 AS OUTPUTS
			****	PB6 -P17 AS 001P013
001F	B7	STA A	\$8006	
0022	86	LDA A	#\$04 \$000F	
0024	<b>B7</b>	STA A	\$8005 \$0007	
0027	B7	STA A	\$8007	
002A	86	LDA A	#\$40 \$8006	SETS PB6 HIGH (E)
002C	B7	STA A	\$0000	3213 106 112011 (2)
002F	01	NOP NOP		
0030	01 01	NOP		
0031	01	NOP		
0032 0033	86	LDAA	<b>#\$</b> 03	
0035	B7	STAA	\$6808	RESETS ACIA
0033	86	LDAA	#\$19	CONFIGURE ACIA - 8 DATA BITS,
0030	00			EVEN PARITY, 1 STOP BIT (ACIA
003A	37	STA A	<b>\$6</b> 808	CONTROL REG)
0 <b>03</b> D	01	NOP		
003E	01	NOP		
003F=63	01	NOP	\$8006	READ ID SWITCH
0040=64	B6	LDA A	\$01F4	ACIA CHAR X-MISSION
0043	BD	JSR LDAA	#\$0A	LF
0046	86	JSE	\$01F4	
0048	8D 86	LDA A	#\$0D	CR
0048 0040	BD	JSR	\$01F4	
0040	01	NOP		
0051	86	LDA A	#\$F0	
0053	B7	STA A	\$8004	ADDRESS COUNTER, TAKES MR LOW
0056	86	LDA A	#\$00	
0058	B7	STA A	\$8004	LATCHES MR HIGH
0058	86	LDA A	<b>#\$</b> F0	
0050	B7	STA A		LATCHES MR LOW

0060 0061 0062	01 01 01			
0063	01			
0064 0066	86 87	LDA A STA A	#\$90 \$8004	0064-0078 STORES DATE, TENS SELECT REG 9 (DATE)
0069	5F	CLR B		OO ACTIVES PB6
006A	F7	STA B	\$8006	SENDS E LOW TO RAM
0060 006F	C6 B6	LDA B	#\$40 \$8004	CLOCK DATA
0072	F7	LDA A STA B	\$8004 \$8006	CLOCK DATA SENDS E HIGH
0075	B7	STA A	\$0000	SENDS E HIGH
0078	01	NOP	<b>\$</b> 0000	
0079	01	NOP		
707A	86	LDA A	#\$80	007A-008E STORE UNITS DATE
0070	B7	STA A	\$8004	
007F	5F	CLR B	toooc	
0030	F 7	STA B	\$8006	
0083 0085	C6 B6	LDA B LDA A	#\$40 \$8004	
0088	F 7	STA B	\$8004	
008B	B7	STA A	\$0001	
008F	01	NOP	<b>V</b>	
008F=143 <sub>d</sub>	01	NOP		
$0090 = 144_{d}$	86	LDA A	#\$39	
0092	BD	JSR 188	\$01F4	CDAGE
0095	86	LDA A	#\$20 \$0154	SPACE
0097 009A	BD 86	JSR LDA A	\$01F4 #\$90	
0090	B7	STA A	\$8004	SELECT REG 9
009=	5F	CLR B	\$0004	OO ACTIVATES PR6
00A0	F7	STA B	\$8006	SENDS E LOW
U043	06	LDA B	#\$40	
00A5	B6	LDA A	\$8004	CLOCK DATA
ባብልያ	B1	CMP A	0000	(ACCA-M0000)=0 then Z=1
				DATE DOESN'T COMPARE THEN
00A3	26	BNE	79-(125.)	JUMP TO 0125 <sub>b</sub> BRANCHES IF Z=O, GT, LT
70A 1	20	DITL.	78-(125 <sub>h</sub> )	O.IF Z = 1GOES TO AD
00AD	F7	STA B	\$8006	SENDS E HIGH
0080	46	ROR A		D <sub>O</sub> INTO C BIT
00B1	46	ROR A		ŭ
9032	46	ROR A		
0083	44	LSR A		
0084	44	LSR A		
0085 0086	44 44	LSR A LSR A		
00B7	44	LSR A		
00B8	44	LSR A		
00B9	C6	LDA B	#\$30	
OOBB	18	ABA		A+B INTO A
00BC	BD	JSR	\$01F4	

00BF 00C1	86 80	LDA A JSR	#\$0A \$01F4	LF
0004 0006 0009=201 <sub>d</sub>	86 BD 01	LDA A JSR NOP	#\$0D \$01F4	CR
00CA=202d 00 00CF	86 80 86	LDA A JSR	#\$38 <b>\$01</b> F4	CDACE
0001 0004	BD 86	LDA A JSR LDA A	#\$20 \$01F4 #\$80	SPACE
00D6 00D9 00DA	87 5F F 7	STA A CLR B STA B	\$8004	SELECT REG 8  OO ACTIVTES PB6
00DD 00DF	C6 86	LDA B LDA A	\$8006 #\$40 \$8004	SENDS E LOW
00E2 00E5 00E7 00E8	B1 26 48 48	CMP A BNE ASL A	0001 3E (125 <sub>h</sub> )	(ACCA-MOOO1)=0, THEN Z=1 BRANCHES IF Z=0, IF Z-1 GOES TO E7
00E 9 00E A	48 48		*	
00EB 00EE 00F0	F 7 C 6 44	STA B LDA B LSR A	\$8006 #\$30	SENDS E HIGH
00F1 00F2 00F3	44 44 44	LSR A LSR A LSR A		
00F 4 00F 5	18 80	ABA JSR	\$01F4	A+B INTO A AC1A
00F8 00FA 00FD	86 BD 86	LDA A JSR LDA A	#\$OA \$01F4 #\$OD	LF CR
00FF 0102≈258 <sub>d</sub>	BD 3F	JSR SWI	\$01F4	
0103 0104=260 <sub>d</sub> 0106	01 86 87	NOP LDA A STA A	#\$37 \$0003	
0109 010C 010E	BD 86 BD	JSR LDA A JSR	\$01F4 #\$20 \$01F4	AC1A ASC11 SPACE
0111 0114	B6 48	LDA A ASL A	\$0003	
0115 0116 0017	48 48 48	ASL A ASL A ASL A		$ACCA=XO (D_7-D_4=X, D_3-D_0=0)$
0118 0198	B7 5F	STA A CLR B	\$8004	SELECT REG X
011C 011F	F7 C6	STA B LDA B	\$8006 #\$40	E GOES LOW

0121=289 <sub>d</sub> 0185=389 <sub>d</sub> 0188 0198 0190	7E B6 F7 48 48	JMP LDA A STA B ASL A ASL A	\$4085 \$8004 \$8006	D <sub>3</sub> -D <sub>0</sub> =DATA E GOES HIGH
0180 018E 019F 0192 0193 0194	48 48 7E 44 44	ASL A ASL A JMP LSR A LSR A LSR A	0105	BITS 7 THRU 4 CONTAIN DATA AFTER ASLA
0195 0196	44 C6	LSR A CDA B	#\$30	BIT 7 THRU 4 CONTAIN O, BITS 3 THRU O CONTAIN DATA
0198 0199 019C 019E 01A1 01A3	18 80 86 80 86 80 86	ABA JSR LDA A JSR LDA A JSR LDA A	\$01F4 #\$0A 01F4 #\$0D \$01F4 \$0003	A+B INTO A (3x)  LF  CR AC1A
01A6 01A9 01AA 01AC 01AE	4A 81 27 7E	DEC A CMP A BEQ JMP	#\$30	(ACCA-30)=0, THEN Z=1 BRANCHES IF Z=1
0181 0125≈293 <sub>d</sub> 0128 0128 0120 0130 0132	3F 86 80 86 80 86 80	LDA A JSR LDA A JSR LDA A JSR	\$8006 \$01F4 #\$0A \$01F4 #\$00 \$01F4	READ ID SWITCH ACIA LF CR
FRROR MES 01F4=500 <sub>d</sub> 01F7 01F8 01F9 01F3	SAGE F6 57 57 24 B7 5F	LDA B ASR B ASR B BCC STA A CLR B	\$6808 F 9 6809 B	
01FF 01FF=512d 0135 0137 013A 013C 013F 0141 0144 0146 0149	39 86 80 86 80 86 80 86 80	RTS LDA A JSR	#\$44 O1F4 #\$41 O1F4 #\$54 \$01F4 #\$45 O1F4	D A T E S

014E 0150 0153 0155 0158 015A 015D 015F 0162 0164 0167 0166 0171 0173 0176 0178 0178 0178 0178 0178 0170 0180=384 0181 0182 0183 0184	86 80 86 80 86 80 86 80 86 80 86 80 86 80 86 80 80 80 80 80 80 80 80 80 80	LDA A JSR SWI	01F4 #\$4E 01F4 #\$56 01F4	I N V A L I C C R
0183=435 <sub>d</sub> 0135 0188 018B 018D 01C0 01C1 01C2 01C3 01C4=452 <sub>d</sub>	C6 F7 BD C6 F7 O1 O1 O1	LDA B STA B JSR LDA B STA B NOP NOP NOP NOP JMP	#\$E0 \$8004 01C8 F0 8004	INCREMENT ADDRESS COUNTER 01B3-01CA
01C8 01CA 01CD 01CE 01CF 01D2 01D4	C6 F7 5F 5C F1 26 39	LDA B STA B CLR B INC B CMP B BNE RTS	#\$F0 \$0008 \$0008 FA (0108)	GOES TO O1C8 <sub>d</sub> BRANCHES IF Z=U

0105 0108 010A 010C 010E 0150 01E2 01E4	F6 C1 27 C1 27 C1 27 7E	LDA B CMP B BEQ CMP B BEQ CMP B BEQ JMP	\$0003 #\$37 (ACCB-M000)=0 THEN 7 OB (01E7) BRANCHES IF Z=1 #\$35 OE (01EE) BRANCHES IF Z=1 #\$33 OA (01EE) BRANCHES IF Z=1 0192	Ζ=1
01E7 01E8 01E9 01EA 01EB	48 48 44 44 7E	ASL A ASL A LSR A LSR A JMP	0192	
01EE 01EF 01F0	48 44 7E	ASL A LSR A JMP	0192	

# APPENDIX C

# ABBREVIATED MOTOROLA 6800 MICROPROCESSOR PROGRAM LISTING

# ABBREVIATED MOTOROLA 6800 MICROPROCESSOR PROGRAM LISTING

# INITIALIZE PIA & ACIA

0000 -	000F Scr	atch Pad.		
0010	86	LDAA	#\$00	
12	87	STAA	\$8005	
15	87	STAA	\$8007	
18	86	LDAA	#\$F0	
1A	87	STAA	\$8004	Configures PA <sub>4</sub> -PA <sub>7</sub> as outputs
10	86	LDAA	# <b>\$</b> CO	PA <sub>O</sub> -PA <sub>3</sub> as inputs
15	В7	STAA	\$8006	Configures PB <sub>O</sub> -PB <sub>5</sub> as inputs PB <sub>6</sub> -PB <sub>7</sub> as outputs
22	86	LDAA	#\$04	Q /
24	87	STAA	\$8005	
27	87	STAA	\$8007	
2 <b>A</b>	86	LDAA	#\$40	
2C	B7	STAA	\$8006	Sets PB <sub>6</sub> High (E)
2F	01	NOP		·
30	01	NOP		
31	01	NOP		•
32	01	NOP		
33	86	LDAA	#\$03	
35	87	STAA	\$6808	Resets ACIA
38	8 <b>6</b>	LDAA	#\$19	
3A	87	STAA	\$6808	Configures ACIA - 8 Data bits, even parity 1 stop bit (ACIA Control Reg.)
3D	01	NOP		
3E	01	NOP		
003F <sub>h</sub> ≈6		NOP		
0040	86 <sup>.</sup>	LDAA	\$8006	Read ID Switch
43	BD	JSR	\$01FA	ACIA Char. X-Mission
46	86	LDAA	#\$0A	LF
48	BD	JSR	\$01F4	
48	86	LDAA	#\$0D	CR
4D	BD	JSR	\$01F4	
50	01	NOP		
51	86	LDAA	# <b>\$</b> FO	
53	B7	STAA	\$8004	
56	86	LDAA	#\$00	
58	B7 ·	STAA	\$8004	MR goes high
58	86	LDAA	# <b>\$</b> F0	
50	B7	STAA	\$8004	MR goes low and stays
60	7E	JMP	0104	

```
61
            01
  62
            01
  63
            01
                                           #$37
0104_{h} = 260_{d}
               86
                           LDAA
                                           $0003
                           STAA
 106
               B7
 109
               BD
                             JSR
                                           $01F4
                                                   ACIA
                                           #$20
                                                   ASCII Space
                           LDAA
 100
               86
                                           $01F4
                             JSR
 10E
               BD
                                           $0003
                           LDAA
               B6
 111
               48
                           ASLA
 114
               48
                           ASLA
 115
 116
               48
                           ASLA
                                                   ACIA=XO
 117
               48
                           ASLA
 118
               В7
                           STAA
                                           $8004
                                                   Selects Reg.X
               5F
                           CLRB
 11B
                                           $8006
                            STAB
               F7
 11C
                                          #$40
$0185
$8004
                           LDAB
               С6
 11F
121 = 289_{d} 7E

0185 = 389_{d} 86
                             JMP
                           LDAA
                                           $8006
                                                   sends E high
  88
               F7
                            STAB
  88
               48
                           ASLA
  80
               48
                            ASLA
               48
                            ASLA
  80
                            ASLA
  8E
               48
                                           01D5
               7E
                             JMP
  8F
               44
                            LSRA
   92
               44
                            LSRA
   93
   94
               44
                            LSRA
   95
               44
                            LSRA
                                                                              DATA
                                           #$30
                            LDA B
   96
               06
                                                    A+B into A (3X)
                            ABA
               18
   98
                                           $01F4
                            JSR
   99
               BD
                                           #$0A
                                                    LF
                            LDAA
   90
               86
                                           01F4
#$0D
   9E
                             JSR
               BD
                                                    CR
                            LDAA
               86
  A1
                                           $01F4
                                                    ACIA
01A3
               BD
                             JSR
                                           $0003
                            LOAA
               В6
01A6
               4A
                            DECA
01A9
                                           #$30
                                                    (ACCA-30)=0, then Z=1
               81
                            CMPA
 1AA
                                                    (01B3 Branches if Z=1
               27
                                             05
                             BEQ
 1AC
                                           0106
                             JMP
 1AE
               7E
               3F
 131
ACIA
            X-Mission
                                           $6808
01F4<sub>h</sub>=500<sub>d</sub>
01F7
               F6
                            LDAB
               57
                            ASRB
                            ASRB
01F8
               57
```

01F9 01FB 01FE 01FF <sub>h</sub> =512 <sub>d</sub>	24 B7 5F 39	BCC F9 STAA CLR B RTS	6809
0183 <sub>h</sub> =435 <sub>d</sub> 185 188 18B 18D 1C0 1C1 1C2 1C3	C6 F7 BD C6 F7 O1 O1	LDAB STAB JSR LDAB STAB	#\$EO    Increment Address Counter 01B3-01CA    \$8004
01C4 <sub>h</sub> =452 <sub>d</sub>	7E	JMP	0104
0108 1CA ICD 1CE 1CF 1D2 1D4	C6 F7 5F 5C F1 26 39	LDAB STAB CLRB INCB CMPB BNE RTS	#\$F0 \$0008 \$0008 FA (01C8)
01D5 D8 DA DC DE E0 E2 01E4 01E7 E8 E9 EA 01EB	F6 C1 27 C1 27 C1 27 7E 48 48 44 44 7E	LDAB CMPB BEQ CMPB BEQ CMPB BEQ JMP ASLA ASLA ASLA LSRA JMP	\$0003 #\$37 (ACCB-M <sub>0003</sub> )=0 then Z=1 0B (01E7) #\$35 OE ((~) #\$33 OA (01EE) 0192
O1EE EF FO	48 44 7E	ASLA LSRA JMP	0192

# DISTRIBUTION

	Copies
US Army Materiel System Analysis Activity ATUN: AMXSY-MP Aberdeen Proving Ground, MD 21005	1
IPT Research Institute ATTN: GACIAC 10 W. 35th Street Chicago, IL 60616	1
Commander Missile Electronic Warfare Technical Area ATTN: AMSEL-WLM-SL, (J. Paloma) White Sands Missile Range, NM 88002	2
Commander Harry Diamond Laboratories 2800 Powder Mill Road ATEN: AMSCM-RC (M. Claffy) Adelphi, MD 20783	1
Director "S Army Material Systems Analysis Activity ATTN: DRXSY-RE, (B. Bramwell) Aberdeen Proving Ground, MD 21005	1
Goodyear Aerospace Corporation 1210 Massillon Road ATIN: R. A. Walter D/473 Akron, OH 44315	2
Martin Marietta Aerospace Corporation P. O. Box 5837 ATIN: Michael W. McKay, MP 246 D. Pasik, MP 171 Orlando, FL 32855	2 2
AMSMI-RD. Dr. McCorkle Dr. Rhoades -RD-AS-RF, Mr. Russell Dr. Lane -RD-GC-N, Mr. McLean -RD-CS-T, Record Copy -RD-CS-R, Reference -GC-IP, Mr. Bush -SA, Mr. Fowler	1 1 5 2 1 15 1
AMCPM-PE, COL Brown -PE-E, Mr. Noller -PE-E, Mr. Gregory	1 1 1